# NI PXI/PCI-5412 Specifications

14-Bit 100 MS/s Arbitrary Waveform Generator

このドキュメントには、日本語ページも含まれています。

This document lists specifications for the NI PXI/PCI-5412 arbitrary waveform generator. Unless otherwise noted, the following conditions were used for each specification:

- Interpolation set to maximum allowed factor for a given sample rate.
- Signals terminated with 50  $\Omega$ .
- Low-gain amplifier path set to 2 Vpk-pk, and high-gain amplifier path set to 12 Vpk-pk.
- Sample clock set to 100 megasamples per second (MS/s).

*Specifications* describe the warranted, traceable product performance over ambient temperature ranges of 0 °C to 55 °C, unless otherwise noted.

*Typical* values describe useful product performance beyond specifications that are not covered by warranty and do not include guardbands for measurement uncertainty or drift. Typical values may not be verified on all units shipped from the factory. Unless otherwise noted, typical values cover the expected performance of units over ambient temperature ranges of  $23 \pm 5$  °C with a 90% confidence level, based on measurements taken during development or production.

*Nominal* values (or supplemental information) describe additional information about the product that may be useful, including expected performance that is not covered under specifications or typical values. Nominal values are not covered by warranty.

Specifications are subject to change without notice. For the most recent NI 5412 specifications, visit ni.com/manuals.

To access all the NI 5412 documentation, navigate to **Start**»All **Programs**»National **Instruments**»NI-FGEN»Documentation.



**Caution** The protection provided by this product may be impaired if it used in a manner not specified in this document.



**Hot Surface** If the NI 5412 has been in use, it may exceed safe handling temperatures and cause burns. Allow the NI 5412 to cool before removing it from the chassis.



# Contents

СН 0	3
Sample Clock	8
Onboard Clock	11
Phase-Locked Loop (PLL) Reference Clock	11
Physical	12
Front Panel	13
CLK IN	14
PFI 0 and PFI 1	14
TClk Specifications	16
Start Trigger	17
Markers	18
Arbitrary Waveform Generation Mode	19
Calibration	22
Power	22
Software	23
Environment	24
NI PXI-5412 Environment	24
NI PCI-5412 Environment	25
Compliance and Certifications	25
Safety	25
Electromagnetic Compatibility (EMC)	26
CE Compliance	26
Online Product Certification	26
Environmental Management	26
Worldwide Support and Services	27

#### CH 0 (Channel 0 Analog Output, Front Panel Connector)

Specification			Value		Comments
Number of Channels	1	—			
Connector	SMB (jack)				—
Output Voltage	Characteristi	ics			
Output Paths	The softwar provides ful 5.64 mVpk- the low-gair when the ma the value of NIFGEN_AT	_			
DAC Resolution	14 bits		_		
Amplitude and (	Offset				
Amplitude			Amplitude	e (Vpk-pk)	Amplitude
Kange	Path	Load	Minimum Value	Maximum Value	the full scale of the DAC is
	Low- Gain	50 Ω	0.00564	2.00	utilized. Create amplitudes
	Amplifier	1 kΩ	0.0107	3.81	smaller than the minimum value
		Open	0.0113	4.00	than the full
	High- Gain	50 Ω	0.0338	12.0	DAC.
	Amplifier	1 kΩ	0.0644	22.9	compensates for
		Open	0.0676	24.0	resistive loads.
Amplitude Resolution	<0.06% (0.0	—			
Offset Range	Span of ±25 <0.0014% o	% of amp f amplitu	litude range witl de range.	h increments	_

Specification		Comments					
Maximum Outp	Maximum Output Voltage						
Maximum Output	Path	Load	Maximum Output Voltage (V <sub>pk</sub> )	The maximum output voltage of the NI 5412 is determined			
Voltage	Low-	50 Ω	±1.000				
	Gain Amplifier	1 kΩ	±1.905	by the			
	-	Open	±2.000	and the offset			
	High-	50 Ω	±6.000	range.			
	Gain Amplifier	1 kΩ	±11.43				
	_	Open	±12.00				
Accuracy							
DC Accuracy	$\pm 0.2\%$ of an (within $\pm 10$ $\pm 0.4\%$ of an (0 °C to 55 °	Calibrated for high-impedance load.					
	Note: For D 2× the gain gain of 8 has has an offset the followin	<b>lote</b> : For DC accuracy, <i>amplitude range</i> is defined as × the gain setting. For example, a DC signal with a ain of 8 has an amplitude range of 16 V. If this signal as an offset of 1.5, its DC accuracy is calculated by ne following equation:					
	$\pm 0.2\% \times (16)$ $\pm 33.25 \text{ mV}$	$5 V) \pm 0.0$	$5\% \times (1.5 \text{ V}) \pm 500 \ \mu\text{V} =$				
AC Amplitude	(+2.0% + 1	mV), (-1.	0% - 1 mV)	50 kHz sine			
Accuracy	(+0.8% + 0.	wave. Signals terminated with high impedance.					
Output Characteristics							
Output Impedance	50 Ω or 75 Ω	$\Omega$ nomina	l, software-selectable.	—			
Output Coupling	DC			_			

Specification	Value	)	Comments		
Output Enable	Software-selectable. When th disabled, the CH 0 output is te a 1 W resistor equal to the sele	_			
Maximum Output Overload	The CH 0 output can be conn source without sustaining any occurs if the CH 0 output is si indefinitely.	_			
Waveform Summing	The CH 0 output supports way similar paths—specifically, th multiple NI 5412 signal gener directly together.	_			
Frequency and	<b>Fransient Response</b>				
Bandwidth	20 MHz		-3 dB		
Digital Interpolation Filter	Software-selectable finite imp filter. Available interpolation	The digital filter is not available for use for Sample clock rates below 10 MS/s. Refer to the <i>Effective</i> <i>Sample Rate</i> section of the <i>Sample Clock</i> section for more information about the effect of interpolation on sample rates.			
Passband	Low-Gain and High-Ga	With respect to			
Flatness	±1.0 dB from DO	50 kHz.			
Pulse Response	Path	All values are			
	Low-Gain Amplifier	High-Gain Amplifier	Measured with		
Rise/Fall Time	<20 ns	<20 ns	a 1 m RG-223 cable.		
Aberration	<5%	<5%			



Specification	Va	Comments				
Suggested Maximum Frequencies for Common Functions						
	P	ath	The minimum			
Function	Low-Gain Amplifier	High-Gain Amplifier	<pre> frequency is  &lt;1 mHz. The</pre>			
Sine	20 MHz	20 MHz	value depends			
Square	5 MHz	5 MHz	and device			
Ramp	1 MHz	1 MHz	configuration.			
Triangle	1 MHz	1 MHz				
Spectral Charac	teristics					
Spurious-Free	P	'ath	Amplitude			
Dynamic Range (SFDR)* without Harmonics	Low-Gain Amplifier	High-Gain Amplifier	-1 decibel full scale (dBFS). Measured from DC to 50 MHz. All values are			
1 MHz	70 dB	70 dB	typical.			
10 MHz	65 dB	65 dB				
20 MHz	60 dB	60 dB				
Total Harmonic Distortion (THD), 0 °C to 40 °C	F Low-Gain Amplifier	'ath High-Gain Amplifier	Amplitude -1 dBFS. Includes the 2 <sup>nd</sup> through the 6 <sup>th</sup>			
1 MHz	-59 dBc	-51 dBc	harmonic. All values are			
10 MHz	-52 dBc	-40 dBc	typical.			
20 MHz	-45 dBc	-37 dBc				
* Dynamic range is	* Dynamic range is defined as the difference between the carrier level and the largest spur.					

Specification	Value						Comments
Spectral Characteristics (Continued)							
Average Noise Density		Ampl Ran	itude 1ge	Avera	ge Noise I	Density	Average noise density at small
	Path	Vpk- pk	dB m	$\frac{nV}{\sqrt{Hz}}$	dBm/ Hz	dBFS/ Hz	amplitudes is limited by a -148 dBm/Hz noise floor. All values are trained
	Low- Gain	2	10	45	-134	-144	
	High- Gain	12	25.6	251	-119	-145	typical.

# Sample Clock

Specification	Value	Comments
Sample Clock Sources	<ol> <li>Internal, Divide-by-N (N≥ 1)</li> <li>Internal, DDS-based, High-Resolution</li> <li>External, CLK IN (SMB front panel connector)</li> <li>NI PXI-5412: External, PXI star trigger (PXI backplane connector)</li> <li>NI PXI-5412: External, PXI_Trig&lt;07&gt; (PXI backplane connector)</li> <li>NI PCI-5412: External, RTSI&lt;07&gt;</li> </ol>	Refer to the Onboard Clock section for more information about internal clock sources.

Specification	Value				Comments		
Sample Rate Range and Resolution							
Sample Clock Source	Sample Rate R	Sample Rate Resolution		_			
Divide-by-N	23.84 S/s to 100	MS/s	Settable to (100 MS/s)/N ( $1 \le N \le 4,194,304$ )				
High- Resolution	10 S/s to 100 N	AS/s	1.06 µ	Hz			
CLK IN	200 kS/s to 105	MS/s	Resolu	ition			
NI PXI-5412 PXI Star Trigger	10 S/s to 105 MS/s		detern extern Extern	al clock source.			
<b>NI PXI-5412</b> PXI_Trig<07>	10 S/s to 20 MS/s		tolerar 60%.	auty cycle nce 40% to			
<b>NI PCI-5412</b> RTSI<07>	10 S/s to 20 MS/s						
Effective Sample	e Rate						
	Sample Rate (MS/s)	Interpol Fact	lation or	Effective Sample Rate	Effective Sample Rate =		
	10 S/s to 105 MS/s	1 (0	ff)	10 S/s to 105 MS/s	(Interpolation Factor) × (Sample Rate)		
	12.5 MS/s to 105 MS/s	2		25 MS/s to 210 MS/s			
	10 MS/s to 100 MS/s	4		40 MS/s to 400 MS/s			
	10 MS/s to 8 50 MS/s			80 MS/s to 400 MS/s			
Sample Clock Delay Range and Resolution							
Sample Clock Source	Delay Adjustn Range	Delay Adjustment Resolution		_			
Divide-by-N	±1 Sample clock	period	<10 ps				
High- Resolution	±1 Sample clock	period	Sample clock period/16,384				

Specification		Comments					
System Phase No	System Phase Noise and Jitter (10 MHz Carrier)						
Device (Sample Clock	System I (dl	Phase Noise Bc/Hz) Off	e Density set	System Output Jitter	Specified at 2 × DAC oversampling. High-		
Source)	100 Hz	1 kHz	10 kHz	100 Hz to 100 kHz)			
NI PXI-5412	-100	-118	-120	<6 ps rms	resolution		
NI PCI-5412	-90	-110	-120	<7 ps rms	vary with sample rate. All values are typical.		
External Sample Clock Input Jitter Tolerance	Cycle-cy Period jit	All values are typical.					
Exported Sample	e Clock De	stination (	Characteri	stics	•		
Exported Sample Clock Destinations	1. PFI<0 2. NI PX (PXI I NI PC	Exported Sample clocks can be divided by integer $K$ $(1 \le K \le$					
	Maxi	4,194,304).					
PFI<01>							
<b>NI PXI-5412</b> PXI_Trig<06>	20 MHz —						
<b>NI PCI-5412</b> RTSI<06>		20 MHz		—			

Specification	Value	Comments
Clock Source	Internal sample clocks can either be locked to a Reference clock using a phase-locked loop or be derived from the onboard VCXO frequency reference.	
Frequency Accuracy	±25 ppm	

## Phase-Locked Loop (PLL) Reference Clock

Specification	Value	Comments
Sources	<ol> <li>NI PXI-5412—PXI_CLK10 (PXI backplane connector) NI PCI-5412—RTSI_7 (RTSI_CLK)</li> <li>CLK IN (SMB front panel connector)</li> </ol>	The PLL Reference clock provides the reference frequency for the PLL.
Frequency Accuracy	When using the PLL, the frequency accuracy of the NI 5412 is solely dependent on the frequency accuracy of the PLL Reference clock source.	_
Lock Time	≤200 ms	_
Frequency Range	5 MHz to 20 MHz in increments of 1 MHz. Default of 10 MHz. The PLL reference clock frequency must be accurate to ±50 ppm.	
Duty Cycle Range	40% to 60%	_
Exported PLL Reference Clock Destinations	<ol> <li>PFI&lt;01&gt; (SMB front panel connectors)</li> <li>NI PXI-5412—PXI_Trig&lt;06&gt; (backplane connector) NI PCI-5412—RTSI&lt;06&gt;</li> </ol>	

	Value		
Specification	NI PXI-5412	NI PCI-5412	Comments
Dimensions	3U, One Slot, PXI/cPCI Module 21.6 cm × 2.0 cm × 13.0 cm (8.5 in. × 0.8 in. × 5.1 in.)	34.1 × 2.0 × 10.7 cm (13.4 × 0.8 × 4.2 in.)	
Weight	340 g (11 oz)	480 g (17 oz)	_
Front Panel Co	nnectors		
Label	Function(s)	Connector Type	_
CH 0	Analog output	SMB (jack)	
CLK IN	Sample clock input and PLL reference clock input.	SMB (jack)	
PFI 0	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)	
PFI 1	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)	
NI PXI-5412 Or	ly—Front Panel LED Indicator	'S	
Label	Function	For more	
ACCESS	The ACCESS LED indicates the the interface from the NI 5412 t	information, refer to the <i>NI Signal</i>	
ACTIVE	The ACTIVE LED indicates the generation hardware of the NI 5	Generators Help.	
Included Cable			
1 (NI part numbe Double Shielded	er 763541-01), 50 $\overline{\Omega}$ , BNC Male to , 1 m cable.	o SMB Plug, RG223/U,	



**Note** NI PXI-5412 modules of revision B or later are equipped with a modified PXI Express-compatible backplane connector. This modified connector allows the NI PXI-5412 to be installed in hybrid slots in a PXI Express chassis. To determine the revision of an NI PXI-5412 module, read the label on the underside of the NI PXI-5412. The label lists an assembly number of the format 192274x-01, where *x* is the revision.

#### Front Panel





#### CLK IN (Sample Clock and Reference Clock Input, Front Panel Connector)

Specification	Value	Comments
Connector	SMB (jack)	—
Direction	Input	—
Destinations	1. Sample clock	_
	2. PLL reference clock	
Frequency Range	1 MHz to 105 MHz (Sample clock destination and sine waves)	
	200 kHz to 105 MHz (Sample clock destination and square waves)	
	5 MHz to 20 MHz (PLL Reference clock destination)	
Input Voltage Range	Sine wave: 0.65 Vpk-pk to 2.8 Vpk-pk into 50 Ω (0 dBm to +13 dBm)	—
	Square wave: 0.2 Vpk-pk to 2.8 Vpk-pk into 50 $\Omega$	
Maximum Input Overload	±10 V	—
Input Impedance	50 Ω	_
Input Coupling	AC	_

#### PFI 0 and PFI 1 (Programmable Function Interface, Front Panel Connectors)

Specification	Value	Comments
Connectors	Two SMB (jack)	—
Direction	Bidirectional	—
Frequency Range	DC to 105 MHz	

Specification	Value	Comments
As an Input (Tr	igger)	
Destinations	Start trigger	_
Maximum Input Overload	-2 V to +7 V	_
V <sub>IH</sub>	2.0 V	
V <sub>IL</sub>	0.8 V	
Input Impedance	1 kΩ	
As an Output (I	Event)	
Sources	1. Sample clock divided by integer $K(1 \le K \le 4, 194, 304)$	—
	2. Sample clock timebase (100 MHz) divided by integer $M$ ( $2 \le M \le 4,194,304$ )	
	3. PLL Reference clock	
	4. Marker	
	5. Exported Start trigger (Out Start Trigger)	
Output Impedance	50 Ω	—
Maximum Output Overload	-2 V to +7 V	
V <sub>OH</sub>	Minimum: 2.9 V (open load), 1.4 V (50 Ω load)	Output
V <sub>OL</sub>	Maximum: 0.2 V (open load), 0.2 V (50 Ω load)	drivers are +3.3 V TTL compatible.
Rise/Fall Time (20% to 80%)	≤2.0 ns	Load of 10 pF.

# **TClk Specifications**

National Instruments TClk synchronization method and the NI-TClk instrument driver are used to align the Sample clocks on any number of SMC-based modules in a chassis. For more information about TClk synchronization, refer to the *NI-TClk Synchronization Help*, which is located within the *NI Signal Generators Help*.

- Specifications are valid for any number of PXI modules installed in one NI PXI-1042 chassis.
- All parameters set to identical values for each SMC-based module.
- Sample Clock set to 100 MS/s, Divide-by-*N*, and all filters are disabled.
- For other configurations, including multichassis systems, contact NI Technical Support at ni.com/support.



**Note** Although you can use NI-TClk to synchronize nonidentical modules, these specifications apply only to synchronizing identical modules.

Specification	Value	Comments	
Intermodule SMC S	Intermodule SMC Synchronization Using NI-TClk for Identical Modules (Typical)		
Skew	500 ps	Caused by clock and analog path delay differences. No manual adjustment performed.	
Average Skew After Manual Adjustment	<10 ps	For information about manual adjustment, refer to the Synchronization Repeatability Optimization topic in the NI-TClk Synchronization Help. For additional help with the adjustment process, contact NI Technical Support at ni.com/ support.	
Sample Clock Delay/Adjustment Resolution	≤10 ps	_	

Specification	Va	lue	Comments
Sources	<ol> <li>PFI&lt;01&gt; (SMB front</li> <li>NI PXI-5412—PXI_7 (PXI backplane conne</li> <li>NI PCI-5412—RTSI</li> </ol>		
	<ol> <li>NI PXI-5412—PXI S (PXI backplane conne)</li> <li>Software (use VI or full)</li> </ol>		
Modes	<ol> <li>5. Immediate (does not v</li> <li>1. Single</li> <li>2. Continuous</li> <li>3. Stepped</li> <li>4. Burst</li> </ol>	vait for a trigger). Default.	
Edge Detection	Rising		
Minimum Pulse Width	25 ns	Refer to t <sub>s1</sub> at NI Signal Generators Help»Devices» NI 5412» Triggering» Trigger Timing.	
Delay from	Interpolation Factor	Typical Delay	Refer to $t_{s2}$ at
Start Trigger to CH 0 Analog Output	Digital Interpolation Filter disabled.	43 Sample clock periods +110 ns	Generators Help»Devices»
	2	57 Sample clock periods +110 ns	NI 5412» Triggering» Trigger Timing
	4	63 Sample clock periods +110 ns	All values are typical.
	8	64 Sample clock periods +110 ns	

Specification	Value	Comments
Trigger Export	ng	
Exported Trigger Destinations	A signal used as a trigger can be routed out to any destination listed in the <i>Destinations</i> specification of the <i>Markers</i> section.	
Exported Trigger Delay	65 ns (typical).	Refer to t <sub>s3</sub> at NI Signal Generators Help»Devices» NI 5412» Triggering» Trigger Timing. All values are typical.
Exported Trigger Pulse Width	>150 ns	Refer to t <sub>s4</sub> at NI Signal Generators Help»Devices» NI 5412» Triggering» Trigger Timing.

## Markers

Specification	Value	Comments
Destinations	1. PFI<01> (SMB front panel connectors)	_
	<ol> <li>NI PXI-5412—PXI_Trig&lt;06&gt; (PXI backplane connector) NI PCI-5412—RTSI&lt;06&gt;</li> </ol>	
Quantity	One marker per segment.	_
Quantum	Marker position must be placed at an integer multiple of four samples.	_

Specification	Va	lue	Comments
Width	>150 ns		Refer to t <sub>m2</sub> at NI Signal Generators Help» Fundamentals» Waveform Fundamentals» Events»Marker Events.
Skew	Destination	With Respect to Analog Output	Refer to t <sub>m1</sub> at NI Signal
	PFI<01>	±2 Sample clock periods	Generators Help» Fundamentals» Waveform
	NI PXI-5412 PXI_Trig<06> NI PCI-5412 RTSI<06>	±2 Sample clock periods	Fundamentals» Events»Marker Events.

# Arbitrary Waveform Generation Mode

Specification		Value		Comments
Memory Usage	The NI 5412 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters, such as number of segments in sequence list, maximum number of waveforms in memory, and number of samples available for waveform storage, are flexible and user defined.			_
Onboard Memory Size	8 MB standard: 8,388,608 bytes	32 MB option: 33,554,432 bytes	256 MB option: 268,435,456 bytes	
Output Modes	Arbitrary waveform mode and arbitrary sequence mode			_
Arbitrary Waveform Mode	In arbitrary way selected from th memory and ge	veform mode, a ne set of wavefor nerated.	single waveform is rms stored in onboard	

Specification		Value		Comments		
Arbitrary Sequence Mode	In arbitrary sequence mode, a sequence directs the NI 5412 to generate a set of waveforms in a specific order. Elements of the sequence are referred to as segments. Each segment is associated with a set of instructions. The instructions identify which waveform is selected from the set of waveforms in memory, how many loops (iterations) of the waveform are generated, and at which sample in the waveform a marker output signal is sent.					
Minimum Waveform Size (Samples)	Trigger Mode	Arbitrary Waveform Mode	Arbitrary Sequence Mode	The <i>Minimum</i> <i>Waveform Size</i> is sample rate		
	Single	16	16	dependent in arbitrary		
	Continuous	16	96 at >50 MS/s	sequence mode.		
			32 at $\leq$ 50 MS/s			
	Stepped	32	96 at >50 MS/s			
			32 at $\leq$ 50 MS/s			
	Burst	16	512 at >50 MS/s			
			256 at $\leq$ 50 MS/s			
Loop Count	1 to 16,777,215 Burst trigger: Unlimited			—		
Quantum	Waveform size must be an integer multiple of four samples.			_		

Specification		Value		Comments
Memory Limits				
	8 MB Standard	32 MB Option	256 MB Option	All trigger modes except
Arbitrary Waveform Mode, Maximum Waveform Memory	4,194,176 samples	16,777,088 samples	134,217,600 samples	where noted.
Arbitrary Sequence Mode, Maximum Waveform Memory	4,194,120 samples	16,777,008 samples	134,217,520 samples	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Waveforms	65,000 Burst trigger: 8,000	262,000 Burst trigger: 32,000	2,097,000 Burst trigger: 262,000	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Segments in a Sequence	104,000 Burst trigger: 65,000	418,000 Burst trigger: 262,000	3,354,000 Burst trigger: 2,090,000	Condition: Waveform memory is <4,000 samples.

Specification	Value	Comments
Self-Calibration	An onboard, 24-bit ADC and precision voltage reference are used to calibrate the DC gain and offset. The self-calibration is initiated by the user through the software and takes approximately 75 seconds to complete.	_
External Calibration	External calibration calibrates the VCXO, voltage reference, DC gain, and offset. Appropriate constants are stored in nonvolatile memory.	Also known as factory calibration.
Calibration Interval	Specifications valid within two years of external calibration.	_
Warm-up Time	15 minutes	_

#### Power

Specification	Normal Operation	<b>Overload Operation</b>	Comments
Total Power	22 W	26 W	All values are typical. Overload operation occurs when CH 0 is shorted to ground.

Specification	Value	Comments
Driver Software	NI-FGEN is an IVI-compliant driver that allows you to configure, control, and calibrate the NI 5412. NI-FGEN provides application programming interfaces for many development environments.	
Application Software	<ul> <li>NI-FGEN provides programming interfaces for the following application development environments:</li> <li>LabVIEW</li> <li>LabWindows<sup>™</sup>/CVI<sup>™</sup></li> <li>Measurement Studio</li> <li>Microsoft Visual C++ .NET</li> <li>Microsoft Visual C/C++</li> <li>Microsoft Visual Basic</li> </ul>	_
Interactive Control and Configuration Software	The FGEN Soft Front Panel supports interactive control of the NI 5412. The FGEN Soft Front Panel is included on the NI-FGEN driver DVD. Measurement & Automation Explorer (MAX) provides interactive configuration and test tools for the NI 5412. MAX is also included on the NI-FGEN DVD. You can use the NI 5412 with NI SignalExpress.	

#### NI PXI-5412 Environment



**Note** To ensure that the NI PXI-5412 cools effectively, follow the guidelines in the *Maintain Forced-Air Cooling Note to Users* included in the NI 5412 kit.

Specifications	Value	Comments
Operating Temperature	0 °C to +55 °C in all NI PXI chassis except the following:	—
	0 °C to +45 °C when installed in an NI PXI-101x or NI PXI-1000B chassis.	
	Meets IEC 60068-2-1 and IEC 60068-2-2.	
Storage Temperature	-25 °C to +85 °C. Meets IEC 60068-2-1 and IEC 60068-2-2.	
Operating Relative Humidity	10% to 90%, noncondensing. Meets IEC 60068-2-56.	
Storage Relative Humidity	5% to 95%, noncondensing. Meets IEC 60068-2-56.	_
Operating Shock	30 g, half-sine, 11 ms pulse. Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	Spectral and jitter specifications could degrade.
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	
Operating Vibration	5 Hz to 500 Hz, 0.31 g <sub>rms</sub> . Meets IEC 60068-2-64.	Spectral and jitter specifications could degrade.
Storage Vibration	5 Hz to 500 Hz, 2.46 g <sub>rms</sub> . Meets IEC 60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	_
Altitude	2,000 m maximum (at 25 °C ambient temperature)	
Pollution Degree	2	
Indoor use only.		

#### NI PCI-5412 Environment



**Note** To ensure that the NI PCI-5412 cools effectively, follow the guidelines in the *Maintain Forced-Air Cooling Note to Users* included in the NI 5412 kit. Also, to maximize airflow and extend the life of the device, leave any adjacent PCI slots empty.

Specifications	Value	Comments
Operating Temperature	0 °C to +45 °C. Meets IEC 60068-2-1 and IEC 60068-2-2.	
Storage Temperature	-25 °C to +85 °C. Meets IEC 60068-2-1 and IEC 60068-2-2.	_
Operating Relative Humidity	10% to 90%, noncondensing. Meets IEC 60068-2-56.	
Storage Relative Humidity	5% to 95%, noncondensing. Meets IEC 60068-2-56.	_
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	_
Storage Vibration	5 Hz to 500 Hz, 2.46 g <sub>rms</sub> . Meets IEC 60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	_
Altitude	2,000 m maximum (at 25 °C ambient temperature)	—
Pollution Degree	2	_
Indoor use only.	·	

## **Compliance and Certifications**

## Safety

This product meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA 61010-1



**Note** For UL and other safety certifications, refer to the product label or the *Online Product Certification* section.

### Electromagnetic Compatibility (EMC)

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions, Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- AS/NZS CISPR 11: Group 1, Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



**Note** In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia, and New Zealand (per CISPR 11), Class A equipment is intended for use only in heavy-industrial locations.



**Note** Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.



**Note** For the standards applied to assess the EMC of this product, refer to the *Online Product Certification* section.

# CE Compliance $\mathbf{C} \in \mathbf{C}$

This product meets the essential requirements of applicable European Directives as follows:

- 2014/35/EU; Low-Voltage Directive (safety)
- 2014/30/EU; Electromagnetic Compatibility Directive (EMC)

#### **Online Product Certification**

To obtain product certifications and the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

#### **Environmental Management**

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the *Minimize Our Environmental Impact* web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

#### Waste Electrical and Electronic Equipment (WEEE)



£ (4)

**EU Customers** At the end of the product life cycle, all products *must* be sent to a WEEE recycling center. For more information about WEEE recycling centers, National Instruments WEEE initiatives, and compliance with WEEE Directive 2002/96/EC on Waste and Electronic Equipment, visit ni.com/environment/weee.

#### 电子信息产品污染控制管理办法 (中国 RoHS)

中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/ environment/rohs\_china。(For information about China RoHS compliance, go to ni.com/environment/rohs\_china.)

## Worldwide Support and Services

The National Instruments website is your complete resource for technical support. At ni.com/ support you have access to everything from troubleshooting and application development self-help resources to email and phone assistance from NI Application Engineers.

Visit ni.com/services for NI Factory Installation Services, repairs, extended warranty, and other services.

Visit ni.com/register to register your National Instruments product. Product registration facilitates technical support and ensures that you receive important information updates from NI.

A Declaration of Conformity (DoC) is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electromagnetic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/certification. If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration.

National Instruments corporate headquarters is located at 11500 North Mopac Expressway, Austin, Texas, 78759-3504. National Instruments also has offices located around the world. For telephone support in the United States, create your service request at ni.com/support or dial 1 866 ASK MYNI (275 6964). For telephone support outside the United States, visit the Worldwide Offices section of ni.com/niglobal to access the branch office websites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.

Refer to the *NI Trademarks and Logo Guidelines* at ni.com/trademarks for more information on National Instruments trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products/technology, refer to the appropriate location: **Help>Patents** in your software, the patents.tr file on your media, or the National Instruments Patents Notice at ni.com/patents.You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the *Export Compliance Information* at ni.com/legal/export-compliance for the National Instruments global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-1014, and DFAR 252.227-1015.

© 2004–2015 National Instruments. All rights reserved.